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ABSTRACT 
The design of a high s peed circuit accepting a bipolar 
analog signal with a 3 db bandwidth of 20 MHZ and an eight 
bit unipolar gain control signal is presented in this 
thesis . The system produces t he product of these two signals 
at a rate of one digital byt e eve ry 25 nsec. At the heart of 
the system are two multiplying 
(DACs) operating in paralle l. 
on a statistically validated 
digital to analog converters 
The circuit design was based 
model for a multiplying DAC. 
This circuit could be used f or controlling the intensity of 
each picture element (i . e . pixe l) for many existing video 
display systems. 
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INTRODUCTION 
The purpose of this report ·is to satisfy the following 
specifications: 
1. Control the amplitude of a bipolar time-varying 
signal. 
2. The amplitude must be controlled with accuracy bet-
ter than one part in one hundred. 
3. The bandwidth of input signal is 20 MHZ. 
4. Amplitude of the input signal is greater than or 
equal to -.286 v and less than or equal to .714 v. 
Equation (1) shows that this can be accomplished by 
multiplying the original signal by its corresponding 
corrected gain. 
f (t) = g(t) * h(nT) (1) 
f (t) .- The modified signal with gain control for each 
pixel (i.e. picture element) . 
• 714 v > f(t) > -.286 v 
g(t) .- The original time-varying signal with frequency 
components up to 20 MHZ • 
• 714 v > g(t) > -.286 v 
h(nT) := The gain control that has a unique positive 
value for each pixel. Duration of each pixel 
is 25 nsec. 
1 > h(nT) > 0 
Three solutions to equation (1), based on commonly 
employed types of multipliers, are discussed in this paper. 
The solutions are: (1) an analog multiplier, (2) a 
digital multiplier, and (3) a multiplying Digital to Analog 
Converter (DAC) • Surveying the appropriate data sheets 
2 
suggested that the AD 9 76 8-SD d e vice, a multiplying DAC, 
meets the a ccuracy a nd t he b andwidth requirements of the 
problem specificat i on (s ee Appendix C for manufacturing 
specification for this device ). However, t he manufacturing 
specification model for thi s multiplying DAC fails to 
explain its operation adequately . Consequently, a detailed 
investigation of the AD9768 - SD ' s operation is necessary in 
order to yield a more compl e t e a nd accurate electrical 
model . 
Extrapolating the information in the manufacturer's 
specification sheet and using con trolled data runs gave 
further insight into the AD9768 -SD's operation. This 
prompted the postulation of a new e l e c t rical model. Applying 
regression analysis to the different variables (i.e. 
controlled inputs) of the AD9768 - SD provided each variable's 
restricted linear range of operat i on. These ranges were 
then used to find the coefficients of the postulated model. 
The regression analys is was performed by a statistical 
computing package ca l l ed "S" • The "S" package uses the 
method o f Least- Squares t o calculate the coefficients of the 
assumed model . 
Comparing the deriv e d model for the multiplying DAC to 
t he ma nu fact urer's spe cification model confirmed the 
superiori ty o f the d e rived model. Finally, based on the 
der i v e d mode l, a new system was designed to perform the 
desired function of equation (1). 
SOLUTIONS BASED ON DIFFERENT MULTIPLIERS 
Equation (1) may be implemented using three basic types 
of multipliers . These are: 
1. Binary multiplier 
2. Analog multiplier 
3 . Multiplying DAC 
Figure 1 shows a block diagram of a system employing a 
binary multiplier to implement equation(l). The A/D and 
D/A converters must becapable of producing ninety percent 
of their valid output values for fifty percent of the 25 
nsec pixel period (i.e. the analog input has frequency 
components up to 20 MHZ) . In addition, note that the 
output of the A/D converter is either positive or negative. 
Therefore, the binary multiplier necessitates signed number 
multiplying capability . 
A survey of A/D converters indicates that 50 nsec is a 
representative minimum conversion time for an A/D 
device (Icmaster , 83, p 3171-3175). Therefore, converting 
a time-varying signal with a bandwidth of 20 MHZ requires 
two or more A/D converters operating in parallel. 
A standard multiplying time for a typical signed binary 
multiplier is 95 nsec. Therefore, gain controlling a system 
with 25 nsec per pixel requires at least four signed binary 
3 
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multipliers operating in parallel. Figure 2 s hows a de-
tailed block diagram of such a system . 
Figure 3 shows a block diagram of a sys tem i mplementing 
equation (1) using an analog multiplier . The p roble m 
specification indicates that the analog mu l t i p lier must 
have a bandwidth of 20 MHZ and a linea r ity error of less 
than one part in one hundred . A surv e y of analog 
multipliers found that 1 MHZ is the maximum bandwidth for 
analog multipliers possessing full scale accuracy of one 
half of one percent (Icmaster, 83, p 3161) . Therefore, the 
analog multiplier solution is inadequate for this 
application. 
A multiplying DAC, often referred to a s a programmable 
attenuator, produces its output as a funct ion of both the 
input signal and the attenuator setting ( i . e . digital 
inputs). Figure 4 shows a functional b lock diagram of a 
system implementing equation (1) using a multip lying DAC. 
There exists a multiplying DAC with an eigh t bit digital 
input and an update rate of 100 MHZ (i.e. conversion time 
of 1onsec). One such device is the AD9768-SD which can 
control the gain of its ana l og input b y one part in 256 
(i.e. 8 bit digital inpu ts ) when configured in a current 
multiplying mode. The large signal bandwidth in this mode is 
40 MHZ (-3 db point ). 
Reviewi ng a n d c omparing the three proposed solutions 
i ndicates t h at t he b i nary multiplier solution is complex 
7 
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and requires many components while the analog multiplier 
solution , though simpl e, d oes no t meet the bandwidth 
requirements of the input s ignal . The multiplying DAC's 
solution exhibits non e of these undesirable 
characteristics . Consequently , t h e AD9768-SD solution was 
chosen since it meets all o f the problem specifications 
without the undesirable complexity o f the binary multiplier 
solutfon. 
FUNCTIONAL PARTS AND TESTING OF AN AD9768-SD 
The functional block diagram of Figure 4 might be 
implemented by employing the following integrated circuits. 
1. AD9768-SD 
According to the manufacturing specification, "The 
Analog Devices AD9768 -SD D/A converter is a monolit-
hic current-output converter which can accept 8 bits 
of ECL-level digital input voltages and convert them 
into analog signals at update rates as high as 100 
MHZ. In addition to its use as a standard D/A 
converter, it can also be utilized as a two quadrant 
multiplying D/A at multiplying bandwidths as high 
as 40 MHZ." Multiplying bandwidth of 40 MHZ implies 
that the multiplying DAC is modeled as a low pass 
filter with 3 dB breakpoint at about 40 MHZ when 
digital inputs are constant. However, if analog 
input is constant then output will settle to .4 
percent (one part in 256) of its final value within 
10 nsec (update rate of 100 MHZ). 
2. MC10133 
Four binary bit ECL level latch. 
3. LH0063 
High speed voltage follower providing high current 
drive capability. 
4. HA-2539 
A high slew rate operational amplifier used as a 
differential amplifier and a current source to 
implement voltage to current conversion. 
Figure 5 shows the configuration of the AD9768-SD for 
which we wish to measure the rise, fall, and propagation 
delay times. While in the current multiplying mode, the 
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current through input resistance Rin, (denoted by Im), 
controls the current flow through the load resistor Rl. 
This controlled current is called rout. Rin, when used in 
connection with the linear equivalent input circuit, is a 
voltage to current converter for the analog input signal. 
According to the manufacturer's specification, Vin, Rin, 
and R2, must be chosen such that Im is less than or equal 
to 5 mA and greater than 0 mA. Equation(2) gives the 
value of input current, Im, where Vin is the analog input 
and Vm is the voltage at pins 17 and 18. 
Im= (Vin-Vm)/Rin (2) 
Vref, the reference voltage, is the potential atpins 12 and 
14. Vref must be greater than O.Ov and less than 3.0 v. 
The parallel combination of R2 and the quantity 
(Rin+rint) terminates the analog input (i.e. rint is the 
internal resistance at pins 17 and 18). The load 
resistance, RI, terminates the output. The MC10133 latches, 
which are open collectors, are connected through pull up 
resistors {-100 Ohms) to- 2 v. According to the manufac-
turer's specification, equations (3a) and {3b) give the out-
put voltage (Vout) and output current (Iout) respectively. K 
is the gain factor and is equal to the decimal value of 
digital inputs divided by 256. 
Vout = 4*Im*Rl*K + Vref 
lout = 4*Im*K 
(3a) 
(3b) 
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The rise and fall times for a small input signal were 
measured using the configuration of Figure 5. Table 1 illu-
strates these measurements. Table 1 also illustrates the 
delay times for the leading and falling edge of Vout. 
Table 1. Rise and Fall Time for the AD9768-SD 
Rise Time (nsec) 
Fall Time (nsec) 
Delay Leading Edge (nsec) 
Delay Falling Edge (nsec) 
Vin (t) 
2 
2 
Vout(t) 
10 
10 
5 
5 
JUSTIFICATION FOR A NEW MODEL AND MODELING PROCEDURE 
This section demonstrate s the invalidity of the 
specification model for t he AD 9768-SD device as described 
by equation (3a) on two counts. Fi rs t , the constant offset 
voltage, Vref, is a function of the controlled inputs Vref, 
Rl, and K; and not just a function of Vref exclusively as 
shown in equation (3a). Second, the current gain is not "4". 
Otherwise, Vout follows equation (3c ) rather than equation 
(3a). Also, this section develops a procedure for modeling 
this device. 
Vout = g*Im*Rl*K + Vos(Rl, Vref , and K) (3c) 
One can investigate the operation of a multiplying 
D/A device by configuring the AD9768-SD as shown in Figure 
6. Table 2 shows a set of data f or Vout vs. (Vin-Vm}. 
Note, all the digital inputs are either all zero or all one 
while Vref is held constant at approximately 2.25 v and Rl 
is held constant at 151 Ohms . Figur e 7 shows a graphical 
representation of this data . The value of Vout goes to 
Vref when all digital inpu t s are zero (i.e. K=O) as 
predicted by equation (3a ). Whe n the analog input is zero 
and all digital inputs are one (i .e. K=l), the value of 
Vout goes to 0 . 0 v. Eq ua ti on (3 a ) does not predict 
this outcom ; rather , equation ( Ja) predicts that the value 
14 
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of Vout should be Vref . To g a i n more insight into the 
operation of the AD9 768-SD , t wo more sets of data were 
taken . 
Table 2 . Vout vs . (Vin-Vm ) for Rl =l51 Ohms, Rin=114.9 Ohms 
and Vref=2 . 25 v 
DIGITAL INPUTS 
11111111 
11111111 
11111111 
11111111 
11111111 
11111111 
11111111 
11111111 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
00000000 
Vin-Vm 
(v) 
-. 300 
-. 200 
- .100 
.000 
. 100 
.200 
. 300 
. 400 
- . 300 
-. 200 
-. 100 
. 000 
.lOC 
.200 
. 300 
.400 
Vm 
(v ) 
- 4 . 07 
- 3 . 88 
- 3 . 71 
- 3 .54 
- 3 . 36 
- 3 .19 
- 3 . 01 
-2.84 
- 4 . 07 
- 3 .38 
- 3 . 71 
- 3. 54 
- 3 . 36 
- 3 . 19 
- 3 . 01 
- 2 . 84 
Vref 
(v) 
2.26 
2.26 
2.26 
2 . 26 
2.26 
2.26 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
Vout 
(v) 
1. 22 
0.81 
0.41 
0.002 
-0.403 
-0.800 
-1.197 
-1.501 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
2.25 
Tables 3 and 4 show the s e two sets of data and 
illustrate the effect of u s ing d ifferent values of Rl and 
Vref. Figures 8 and 9 show the graphical representation 
of the data in Tables 3 and 4 respectively. 
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Table 3 . Vout vs . (Vi n-Vm ) for Rl=76 Ohms, Rin=114.9 Ohms 
and Vref=l . 176 v 
DIGITAL INPUTS Vin- Vm Vm Vref Vout 
(v) (v) (v) (v) 
11111111 -. 34 2 - 4 . 11 1.186 .650 
11111111 -. 31 2 -4.06 1.18 .571 
11111111 - . 200 -3.88 1.179 .352 
11111111 -. 100 -3.74 1.177 .180 
11111111 . 004 -3.58 1.175 -.022 
11111111 . 100 - 3 . 44 1.171 -.219 
11111111 . 202 -3.27 1.168 -.401 
11111111 . 301 -3.13 1.165 -.589 
11111111 . 402 -2. 99 1.161 -.784 
11111111 .501 - 2 . 84 1.16 -.971 
00000000 xxxx xx xx 1.180 1.180 
Table 4. Vout vs . (Vin- Vrn) for Rl =76 Ohms, Rin=114.9 Ohms 
and Vref=2.39 v 
DIGITAL INPUTS 
11111111 
11111111 
11111111 
11111111 
11111111 
11111111 
11111111 
11111111 
11111111 
00000000 
Vin- Vrn 
(v) 
- . 298 
-. 202 
-. 102 
. 006 
. 100 
. 197 
. 307 
. 400 
. 491 
xxxx 
Vm 
(v) 
- 4 . 05 
- 3 .91 
- 3 .74 
-3.57 
- 3 .43 
-3.29 
-3.13 
-2.99 
-2.85 
xx xx 
Vref 
(v) 
2.39 
2.39 
2.39 
2.39 
2.39 
2.40 
2.40 
2.40 
2.40 
2.40 
Vout 
(v) 
1.764 
1.585 
1.400 
1.212 
1.038 
.847 
.646 
.478 
.328 
2.40 
Figures 7 , 8 , a n d 9 produce equations 4, 5, and 6 
respectively by the me thod of choosing two points on the 
straight l ine port ion o f the graphs in Figures 7, 8, and 
9 . 
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Vout = 2 . 9081 (Rl ) (Im) 
Vout = 2 . 75 3 (Rl) (Im}+ 1 . 21 2 
Rl=76.0 Ohms 
Vref=l.176 v 
K=l 
Rl=76.0 Ohms 
Vref=2.39 v 
K=l 
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( 5} 
( 6) 
The offset voltages , Vos , for equations (5) and (6) are 
0 . 0 v and 1 . 212 v respectively . On ly the parameters Vref, 
Vin-Vm, and Vout are varied for the da t a in Tables 3 and 4, 
which are used to generate equations (5) and (6). Since the 
change in Vos for equations (5) and (6) corresponds to the 
approximate change in Vref , 1 . 219 ± 0 . 00 6 v, one can conclude 
that there is a one to one correspondence between Vos and 
Vref . 
Although the difference in the offset voltages for 
equations (4) and (5) is also 1 . 212 v, the corresponding 
difference in the Vref value is only 0.14±.01 v. This change 
in Vos is a consequence of the change in the load 
resistance. The Rl values fo r equations (4) and (6) are 151 
Ohms and 76 . 0 Ohms respective l y . This illustrates that the 
value of the offset voltage (Vos) varies with Vref, Rl, and 
K. Equations 4 , 5 , and 6 il lustrate that the current gain 
of " 4" in equation (3a) is also inconsistent with the data. 
Since the specificati on for the AD9768-SD given by 
equation (3a ) fai l s to exp l a in its operation, the following 
three tasks we r e undertaken. 
22 
1. Input and output models for the AD9768-SD based on 
the present data were postulated. 
2. Sufficient data to calculate the coefficients of the 
models and perform an error analysis was taken. 
3. The models' operations were compared to the device 
specification sheet. 
Task One was accomplished by establishing a mathematical 
relationship (i.e. a regression equation) between the 
independent variables Rl, Im,Vref, and dependent 
variable Vout. This relationship approximated the 
measurements over a limited range of the variables 
involved (Vout, I~, Rl, and Vref). The coefficients of the 
postulated model were evaluated by applying the method 
of least-squares to the appropriate range of data. 
Statistical parameters, f ,t, and Multiple ·R-Square, were 
used to evaluate the statistical significance of the 
postulated model and to estimate the accuracy of this model. 
The value of f indicates the statistical validity of 
the proposed model. An f value for a sample regression 
equation (7) is given by equation (8) (Halpole, 72). 
Y =BO + Bl(Xli) + B2(X2i) + 
bO + bl(Xli) + b2(X2i) + 
Where 
B := coefficient of the model 
b .- the estimated value of B 
E := random error 
e := error due to regression 
X := independ nt variable 
(Bk) (Xki) := term 
+ Bk(Xki) + Ei 
+ bk(Xki) + ei (7) 
k n n ., 
f = ( ( :Eb j * g j - ( LY i) 2 In ] I k J I ( [ :E (Yi-< Y l > )L.. ] I ( n-k-1) J ( 8 ) 
j= ·o icl i=l 
n 
gO ::: L ( Yi ) 
i::l 
n 
g 1 = 2: ( X 1 i ) ( Yi ) 
i = l 
Il 
g = g2 = L (Xli ) (Yi ) 
i=l 
n 
gk = L (Xk i) (Yi) 
i=l 
Yi := the ·response for the corre s ponding xi inputs 
<Yi> := the estimated value of yi 
k .- the number of independent va riables in the model 
n := the ~umber of data points obs erved 
23 
Once determined, the f v a l ue is co mpared to the 
critical value of F distributio n tha t is obtained from a 
standard reference table for the critica l value of the F 
distribution (Walpole, 72) . The critical value of F 
distribution is a function of v l, v2, and z represented by 
F(z, vl, v2). The first degree o f f r e edom, vl, of the F 
distribution equals the number o f inde pendent variables 
in the regression equation, k , and the second degree of 
freedom, v2 , equals the number o f data points used in 
the least squares calculat i on minus the quantity {k+l) (i.e. 
(n-k-1 ) ) . z is called the leve l o f significance and chosen 
to be 0 . 05 or o. 01 when F [z, k , (n-k-1)) is determined. 
A model is said to be stat i stically significant if 
t he ca l cula'-ed value of the f statistic exceeds the 
F [0.0 5 , k, (n-k- 1)]. The mode l is said to be highly signi-
f ica n t if the f statistic e xceeds F[0.01, k, {n-k-1)). If 
t he c ompu ted va lue o f the f statistic for a model is greater 
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than F[0.05, k, (n-k-1)], then we conclude that there is a 
significant amount of variation in the response accounted 
for by the postulated model . If the f statistic does not 
exceed F[0.05, k, (n-k-1)], then the proposed model will 
be arbitrarily rejected and a new model will be proposed. 
The f statistic does not rule out the possibility that 
another model might have been more effective had other terms 
been considered or conversely had some terms in the 
model been deleted . The most effective model is the one 
which matches the data to a desired z with the least number 
of coefficients . 
The value of the t statistic gives the effectiveness of 
each term in the model . The value of the t statistic for 
each coefficient in the sample regression equation (7), is 
given by equa ion (9) { alpo l e , 72). 
tj = (bj - Bj) I (s* Jcjj) 
Where 
s = j [ t (Yi-<Yi>) 2J / (n-k-1) 
i:1 
A = [Mij] 
ri 
Mij = L:{X[ (i-1), k]) (X[ (j-1), k]) 
K:I 
X{O, k) = 1 
i > 0, k > j 
-1 [ .. ] A = Cl] 
( 9) 
The tabulated critical< value of the T distribution is a 
function of v (degrees of freedom) and z (level of signifi-
cance) and is denoted .by T(z, v). The degree of freedom, v, 
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for the T distribution equals the number of the da t a points 
used, n, minus the quantity ( k + 1) (i . e . k is the number of 
independent variables used in the model) . 
The t value is compared to the critica l value of the 
T distribution (i.e. T[z , (n- k- 1)] with tabulat ed z values 
of 0.05, 0 . 01, or 0 . 005. If the calculated va lue of t he t 
statistic for a given term is greater than T [O . 05 , {n-k-1)] , 
then this term is said to be significant to t he model and 
should stay in the model . However, if the value of the t 
statistic does not exceed T[0 . 05, (n- k- 1)] , then t he term 
considered is said to be an insignificant t erm and may be 
removed from the model. 
A criterion used to illustrate the adequacy of a model 
is the multiple R-square. This quantity indicates what 
portion of the total variation of the data i s explained by 
the model. For an example,an R-s q uare value of 
0.96 estimates that 96% of the data i s accounted for by the 
assumed model. 
A statistical computing package , "S", available on the 
U.C.F. Computer Science Vax 780, was used to calculate the 
coefficients and statistical parameters f ,t, and Multiple 
R-Square of the postulated mode l (f or more information on 
S package refer to Appendix A). 
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The following procedure is used in the error analysis 
of the regression equation. 
1. The calculated value of the f statistic computed by 
the S package is compared to F[0.05, k, {n-k-1)]. If 
f < F[0 . 05 , k , {n-k-1)], a new model is postulated. 
2 . If f > F [ O . 0 5 , k , ( n - k -1 ) ] , then the ca 1cu1 a ted 
value of the t statistic for each term in the model is com-
pared to the corresponding tabulated critical value of the 
T statistic ( i • e • T [ z , ( n - k - 1 ) ] ) • If t < T [ 0 • 0 5 , ( n- k- 1 ) ] 
for a model coefficient , 0 < b < k, then all such terms are 
removed from the model and the regression analysis is per-
formed again . 
3 . After eliminating terms for t < T[0.05, (n-k- 1)], 
the value of Multiple R-Square is used to estimate the 
adequacy of the model . 
Using the above procedure, one may analyze the 
AD9768-SD as follows : 
1 . Find a model for the input circuit [Im vs. Vm]. 
2 . Find a model for the output circuit [Vout vs. Vref, 
Im , Rl , and K] . 
MODELING OF THE AD9768-SD 
Input Model 
Figure 10 shows a model for the input circuit. The 
data in Tables 2, 3 , and 4 shows that (Vin-Vrn) is not a 
function of Vref , Rl , and Vout. Therefore, the operation of 
the input circuit is independent of the operation of the 
output circuit. Equation(lO) describes the input circuit 
wit Vx and bl as model parameters (note Vx is the offset 
voltage) • 
Vm = Vx +bl(Vin-Vm) (10) 
The S package, mentioned earlier, was used to calculate 
the p rameters Vx and bl in equation (10). Table 5 
shows the results of the S package calculation applied to 
the linear regression model of equation (10), using the 
data in Table 3 . 
Table 5. S Package Output for Input Model 
Vx 
bl 
Coefficient Standard Error 
-3.587656 
1.504602 
0.002437154 
0.008519571 
t Value 
-1472.067 
176.6054 
Residual Standard Error = 0.00755999 
Multiple R-Square = 0.999744 
N = 10 f Value = 31189.46 for one variable 
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+ 
Vx 
rint 
Im 
<(---
Figure 10. Electrical Model for the Input 
Circuit of AD9768-SD 
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+ 
Vm 
29 
Since 31189.46, the calculated value of the f statistic 
is greater than 11 .2 6 (i.e. F[0 . 01 , k, {n-k-1)] with k=l, 
n=lO) , the regression is said to be highly significant 
(i . e. z << 0.01) . The calculated values of the !ti statis-
tic for Vx, 1472.067, and for bl, 176 .6 054 , are larger than 
3 . 355 {i.e. T[0.05, (n-k-1)] with n=lO, k=l). Therefore, 
the terms Vx and (bl) {Vin-Vm) are said to be highly signifi-
cant to the model . Finally, statisticians would say that 
equation (11) explains 99.97 percent of the data because the 
multiple R-square value is .999744. 
Vm = - 3 .5 87 + 1.504(Vin-Vm) 
-. 3 v < Vin-Vm < .5 v 
Substituting equation (2) for (Vin-Vm) into equation 
(11) yiel equation ( 12) . 
Vm = - 3 . 587 + 172.8Im 
- 2 . 6 rnA < Im < 4.35 rnA 
(11) 
(12) 
Comparing the value of rint, estimated from equation {12) 
and Figure 10, 173 Ohms, with the internal resistance of 
pins 17 and 18 given by the specification model, 160 Ohms, 
suggests that the proposed model has demonstrable validity. 
In addition, using different AD9768-SD devices, the same in-
put model was yielded . Note, whenever the value of (Vin-Vm) 
exceeds 0.5 volts; Vm jumps to -5.2 v. This will be further 
investigated in the final system design. 
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Output Model 
The output circuit was modeled for three cases (1) two 
special cases where all digital inputs are set to zero or 
all digital inputs are set to one, and (2) a general case 
where the digital inputs can take on any values. 
Special Case Output Model Where Gain Factor is One or Zero 
Figure 11 s ows a postulated model for the output 
circuit of the AD9768-SD when all of the digital inputs 
are set to one. Using Kirchoff's Current Law, 
current is given by equation {13a) • 
lout =(Vref-Vout)/Rl 
(Vref-Vout)/Rl = vout/Ro + b2+ Im*b3 
the output 
{13a) 
(13b) 
Note, Ro is the output resistance, b2 is the bias current, 
and b3 is the current gain. To calculate the coefficients of 
equation (13b) , the range of model variables should be found 
such that the model equation exhibits linear operation. 
The range of each variable {Vref, Im, and Rl) was found by 
varying that one variable while keeping the other variables 
constant. 
Vref Operating Range. To obtain a first estimate of 
Vref's linear range of operation, a set of data for Vref vs. 
Vout was taken for Rl equal to 76 Ohms and Vin-Vm equal to 
.300 v. Table 7 shows this data. Table 8 shows the result 
Im*b)+b2 
Rl 
+ 
<( 
lout l 
Ro Vout Vref 
l 
Figure 11. Electrical Model for the Output 
Circuit of AD9768-SD Special Case 
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of al' er regressio on equation (14), pe rformed by an s 
package calcula ion . 
Vou = b4 + Vref *b5 (14) 
Si ce 59552 . 62 , the calculated v a lue of the f statistic 
e S p c age calculation , i s highe r t han 16.26 (i.e. 
F [ 0 . 01 , , ( - k - 1 ) ] with n = 7 , k = 1 ) t h e regression is 
sai 0 ·g ly s·gnificant ( i . e . z << 0. 01). The 
calcul e v 1 es o el I s a istic f or b4, 230 .353, and 
e grea er tha 4 . 03 2 (i. e . T[ 0 .01, (n-k-1)] 5 , 2 . 03 
=7 , k= . T erefor e , and 5 are said to be highly 
sig 0 mo el . In addition, statisticians would 
0 5 e lai s 99 . 99 perce nt of the data (i.e. 
m 1 ple - s ua al e is . 9999) . Ther e fore , equation (15) 
e pla s he ar a ion 0 ref w e n Vre f is greater than 
ero 
al lo 
a l ess ree vol S I the range of operation 
e e s ec·f·c ion s 
Vo - . 7 + . 99 9(Vref ) 
l - Vm = . 300 v 
1 = 76 . 0 O ms 
3 . 0 v > e > 0 . 0 v 
eet fo r the AD9768-SD. 
T ble 7 . Vout v s . Vre f for Vin-Vm=.300 v 
Rl =76 . 0 Ohms an Ri n=114.9 Ohms 
Vref (v) 
0.001 
a.sos 
0.997 
1.499 
2.000 
2.530 
3.030 
Vout (v) 
-1. 682 
-1.209 
-0.717 
-0.221 
0.280 
0.810 
1. 315 
(15) 
Table 8. S Package Output for Vref Operating Range 
b4 
b5 
Coefficient 
-1.700184 
0.991979 
Standard Error 
0.007380753 
0.004064921 
Residual Standard Error = 0.01086277 
Multiple R-Square = 0 .999916 
t Value 
-230.3537 
244.0341 
N = 7 f Value = 59552.62 for one variable 
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Rl Operating Range . To obtain a first estimate of Rl's 
linear range of operation , a set of data for Rl vs. Vout 
was taken for Vref equal to 1.184 Ohms and Vin-Vm equal to 
0 . 101 v . Table 9 shows this data. Table 10 shows the 
result of the straight line regression on equation (16), by 
an S package calculation . 
Vout = b6 + Rl*b7 
Table 9. Vout vs. Rl for Vref=l.184 v 
(Vin-Vrn)=0.101 v and Rin=ll4.9 Ohms 
Rl (Ohms) 
33.8 
40.9 
76.0 
103.5 
120.3 
136.8 
162.3 
185.8 
191.6 
203.0 
220.0 
258.0 
300.0 
340.0 
354.0 
Vout(v} 
0.540 
0.406 
-0.197 
-0.635 
-0.890 
-1.162 
-1.505 
-1.691 
-1.711 
-1.747 
-1.784 
-1.823 
-1.850 
-1.866 
-1.946 
(16) 
Table 10. S Package Output for Rl Operating Range 
b6 
b7 
Coefficient 
0 . 1528791 
- 0 . 00739332 
Standard Error 
0 .2315762 
0 . 001123616 
Residual Standard Error = 0 . 423034 
Multiple R- Square = 0 .7 69076 
t Value 
0.660168 
-6.579934 
= 15 f Value = 43.29553 for one variable 
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Since 43 . 29, the calculated value of the f statistic, is 
greater than 9 . 07 {i.e . F[0.01 , k , (n-k-1)] with n=15, and 
k=l) , the regression is said to be highly significant 
(i.e. z << 0 . 01) . However, the calculated value of the 
ltl statistic for the intercept , .660, is smaller than 
1. 771 (i.e. T[0 . 05 , (n-k-1)) with n=15, k=l). Therefore, 
the b6 term is said to be insignificant to the model. In 
addition , the model explains only 76.90 percent of the 
data . This result indicates a condition in the model 
warranting of further consideration and investigation. 
A plot of data in Table 9 gives more insight into the 
linearity of this device for Rl variations. Figure 12 
graphically represents this data. The graph implies that 
the operation of the AD9768 -SD is linear only for Rl values 
less than 165 Ohms. Table 11 shows the result of the 
linear regression on equation (16), calculated by 
the S package using a subset of the data in Table 9 (i.e. 
Rl < 165 Ohms). 
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Vout.(v) 
1.00 
Rl Ohms 
- .00 
-2.00 
Figure 1 2 . Vout v s . Rl 
Table 11. S package Output f or Rl Opera ting Range 
b6 
b7 
Coefficient 
1.052108 
-0.01604477 
Standard Error 
0.02922508 
0 . 000275395 
Residual Standard Error = 0.03259861 
Multiple R-Square = 0.998529 
t Va l ue 
36. 00 02 
- 58 .2610 
N = 7 f Value = 3394.34 for one variable 
36 
The calculated value of the It I statistic for b6, 36, 
and for b7, 58.62, is greater than 4.032 (i.e . T[0 .01 , 
(n-k-1}] with n=7, k=l). Thus, the b6 and b7 terms are said 
to be highly significant to the model. In addition, statis-
ticians would say equation (17) explains 99.85 percent of 
the data in Table 9 (i.e. Multiple R- Square value is .9985 ) 
and is valid for values of Rl less than 165 Ohms. 
Vout = -0.016(Rl) + 1.052108 
Vref = 1.184 v 
Vin-Vm = 0.101 v 
165 Ohms > Rl > 0 Ohms 
(17) 
(Vin-Vm) Operating Range. To obtain a fi rst estimate 
of the (Vin-Vm) 's linear range of operation, a set of data 
for (Vin-Vm)vs. Vout was taken for Rl equal to 76 Ohms and 
Vref equal to 1.180 v. Table 12 shows this data. Table 13 
shows the result of a linear regression on equation (18), 
performed by an S package calcu l ati on . 
Vout = bO + (Vin-Vm ) *bl (18) 
Table 12. Vout vs . (Vin-Vm) for Vref=l.186 v, Rl=76 Ohms 
and Rin=114.9 Ohms 
Vin- Vm(v) 
- 0.342 
-0.312 
- 0 .200 
- 0 .100 
0 . 004 
0 .100 
0.202 
0 . 301 
0 .4 02 
0 .501 
Vout(v) 
0 .650 
0.571 
0 .352 
0 . 180 
- 0 . 022 
- 0 .219 
- 0 . 401 
- 0 . 589 
- 0.784 
-0.971 
Table 13. S Package Output for (Vin-Vrn) Operating Range 
b8 
b9 
Coefficient 
-0.01722813 
- 1 . 907767 
Standard Error 
0 . 002797604 
0 . 009779597 
Residual Standard Error = 0 . 00867809 
Multiple R-Square = 0 .9 9979 
N = 10 f Value = 38054 . 8 for one variable 
t Value 
-6.15817 
-195.0763 
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Since 38054 . 8 , the calculated value of the f statistic, is 
higher than ll.26(i.e. F[0.01 , k, (n-k-1)] with k=l, and 
n=lO), the regression is said to be highly significant 
(i.e. z << 0.01) . The calculated values of the It! statis-
tic for b8, 6.151, and for b9, 195.0763, are greater than 
3.355 (i. e . T[0.01, (n-k-1)] with n=lO, k=l). Thus, the b8 
and b9 terms are said to be highly significant to the model. 
Statisticians would say equation (19) explains 99.97 percent 
of the data. Figure 8 shows that this model is nonlinear 
for (Vin-Vm) < -0.300 v. Whenever the value of (Vin-Vm) 
exceeds .~ v, Vm jumps to -5.2 v. Therefore, · equation (19) 
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is valid for values of (Vin- Vm ) grea t e r than -.3 v and less 
than 0 . 5 v . Substituting equation (2) into equation (19) 
produces equation (20) which is the desir ed model in terms 
of Im . Dividing (Vin- Vrn) ' s r estr i c ted linear range of 
operation by the Rin value (i . e . 114 .9 Ohms) gives I m's 
restricted linear range of operation . 
Therefore , statisticians would s ay equation (20) ex-
plains the variation of Im and one can see t ha t equation 
{20) is valid for values of Im greater than -2.6 mA and less 
than 4. 35 mA . 
Vout = -. 01722- 1 . 9077(Vin- Vm) 
0.5 v > Vin-Vm > -. 342 v 
Vout = -.01722 - 218.4(Im) 
Vref = 1.180 v 
Rl = 76 Ohms 
-2 . 6 mA > Im > 4 . 35 mA 
(19) 
(20) 
The restricted ranges of operation for Vref, Rl, and Im 
were used to bound the data that estimated the coefficients 
of equation (13b) . Table 14 shows a set of data using the 
determined range of variables (Vr ef , Rl, and Im). A multi-
variable regression was performed by the S package using 
the data in Tab l e 14 on regress i on equation (13b). Table 15 
shows the result of this S package calculation. 
Table 14. Data for Special Case Model for 
Gain Factor of One . 
Vref Rl (Vin-Vm) Im 
(Amps ) 
Vout 
(volts) 
I out 
(vol ts) (Ohms) {vo 1 ts) (Amps) 
0 . 003 
0.505 
0 . 997 
1.499 
2 . 00 
2.53 
3.03 
1.184 
1.184 
1.184 
1 . 184 
1.184 
1.184 
1.186 
1.186 
1.186 
1.186 
1,186 
1.186 
1.186 
1.160 
1..186 
1.186 
76.0 
76.0 
76.0 
76 . 0 
76.0 
76.0 
76 .. 0 
33 . 8 
40.9 
76 . 0 
103 . 0 
120 . 3 
136 . 8 
76.0 
76 . 0 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
76 . 0 
76 . 0 
0.303 
0 . 303 
0 .303 
0 . 303 
0.303 
0 . 303 
0 . 303 
0 . 100 
0 . 100 
0 . 100 
0.100 
0 .100 
0 . 100 
- 0 . 342 
- 0.310 
- 0 . 200 
- 0.100 
0 . 004 
0.100 
0 . 202 
0.301 
0 . 402 
0 . 501 
0.002637 
0 .002637 
0.002637 
0.002637 
0.002637 
0.002637 
0.002637 
0 . 000870 
0 . 000870 
0 . 000870 
0 . 0008 70 
0.000870 
0 . 000870 
- 0 . 002976 
- 0 .002698 
- 0 .001740 
-0.000870 
0.000034 
0 . 000870 
0 . 001758 
0 . 002619 
0.003498 
0.004360 
-1.682 
-1.209 
- 0 .717 
- 0. 221 
0.280 
0.810 
1.315 
0.540 
0 .406 
- 0 .197 
- 0.635 
- 0 .898 
-1.162 
0.650 
0.571 
0.352 
0.180 
- 0.022 
- 0.219 
-0.401 
-0.589 
-0.784 
- 0 .971 
0.022171 
0.022552 
0.022552 
0.022631 
0.022631 
0.002631 
0.022565 
0.019053 
0.019022 
0.018171 
0.017660 
0.017306 
0.017149 
0.007052 
0.008092 
0.010973 
0.013236 
0.015897 
0.018486 
0.020881 
0.023355 
0.025921 
0.028381 
Table 15. S Package Output for Special Case Model 
b2 
l/Ro 
b3 
Coefficient Standard Error 
0.01560409 
0.000239747 
2.821067 
0.0001329054 
0.0001659156 
0.06563135 
Residual Standard Error = 0.000530357 
Multiple R-Square = .990962 
t Value 
117.4075 
1.444992 
42.98353 
N = 23 f Value = 1096.454 for two variables 
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Since 1096.454, the calculated value of the f statistic, 
is greater than 5 . 05 (i.e. F[0.01, k, (n-k-1)] with n = 23, 
and k=2), the regression is said to be highly significant 
(i.e. z << 0.01). The !ti statistic for l/Ro, 1.44, is 
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smaller than 1. 725 (i.e. T[0.05, (n-k-1]). Consequently, 
1/Ro is said to be insignificant to the model and could be 
eliminated from the model. The value of the 1/Ro coeffi-
cient is further investigated in the section for the 
general output model . A multi - variable regression was per-
formed using the data in Table 14 on regression equation 
( 21) • 
Iout = b2 + Im*b3 (21) 
The result of the S package calculation was identical to 
the values in Table 15 to three significant digits. The 
calculated values of the !ti statistics for b2, 117, and 
for b3, 42.9, are larger than 2.845 (i.e. T[0.01, (n-k-1)] 
with k=2, and n=23). Thus, statisticians would say the b2 
and b3 coefficients are highly significant to the model and 
equation (22) explains 99.09 percent of the data (i.e. Mul-
tiple R-Square value is .9909). 
Therefore, equation (22) and the postulated model in 
Figure 11 explain the characteristics of the output circuit 
when all digital inputs are one. The value of Vout goes to 
Vref when all the digital inputs are zero, regardless of the 
analog input value. 
rout= 2.82(Im) + 0.0156 
rout = O 
for K=l 
for K=O 
(22) 
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General Case Output Model 
Figure 13 shows a postulated model for the output 
circuit of the AD9768-SD when the digital inputs can take on 
any values. 
gain factor 
Equation ( 23) 
This postulated model is based on the constant 
output model and evaluation cf the test data. 
is the general case model. Where KRx is 
the output resistance which depends on digital inputs, g is 
the current gain, and Keo is a bias current which depends on 
the gain factor, and cl is a bias current. 
Iout = Vout/Ro + Vout/(KRx) + K(gim + cO) +cl (23) 
To estimate the coefficients of equation (23), a set of 
data for different digital inputs was taken. Table 16 
shows this additional data. Table 17 shows the result of 
the S package calculation using data in Tables 14 and 16 on 
regression equation (23). 
K{glm+co) 
Vout. Rl 
Vref 
Ro KRx 
Figure 13. EleGtrical Model for the Output 
Circuit of AD9768-SD General Case 
Tab l e 1 6 . Data for General Case Output Model 
Vout/k kim k Vout I out 
( o 1 ts) (Amps ) (vol ts) (Amps) 
- 0 . 268 - 0 . 001702 1. 00 - 0 .2 68 0.010268 
- 0 . 851 0 . 0000 40 1 . 00 - 0 . 851 0.014995 
- 1 . 389 0 . 0016 70 1 . 00 -1.3 89 0.019357 
- 1 . 729 0 . 003330 1. 00 -1.729 0.022123 
0 . 7120 - 0 . 000835 0 . 50 0 .3 56 0.005191 
0 . 1136 0 . 0000 49 0 . 50 0 . 05 6 0.007609 
- 0 . 2 40 0 . 000855 0 . 50 - 0 .212 0.009780 
- 0 . 9800 0 . 001710 0 . 50 - 0 .4 94 0.012058 
0 . 0 3 - 0 . 001257 0 . 75 0 . 037 0.007786 
- 0 . 53 6 0 . 000073 0 . 75 - 0 .401 0 . 011334 
- . 0680 0 . 001282 0 . 75 - 0 . 801 0 . 01 4572 
- 1 . 60 0 . 002567 0 . 75 -1. 235 0.018087 
2 . 6960 - 0 . 000 9 0 . 25 0 . 674 0 . 002603 
2 . 0920 0 . 000024 0 . 25 0 .5 23 0.003816 
1. 5280 0 . 000427 0 . 25 0 .3 87 0.004906 
0 . 9760 0 . 000855 0 . 25 0 .244 0.006053 
Table 7 . s Package Output for General 
C se Ou u ode l 
Coe cie Standard Error 
c - 6 . 672882e- 0 . 000 4247028 
I o . 7 223 0 . 000 3361465 
I 5 . 441 583e- 5 0 . 0002 65020 1 
g 2 . 38495e0 0 . 06120628 
co l . 618515e- 2 0 . 00046860 44 
es ual S andard Error = 0 . 00056 4764 
ul i l e R- Square = 0 . 993979 
t Value 
-1.571188 
1. 401838 
0.2053272 
46.37586 
34.53904 
= 39 f Value = 14 03 .13 8 for four variables. 
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The v lues of the !ti statistic for l/Ro, 1/Rx, cO, are 
1.4 01838 , 0 . 2053272 , and 1.571188 respectively. Each one is 
smal l er than 1.645 (i . e . T[0.05, n, (n-k-1)] with n=39, and 
k =4). Thus, statisticians would say that these terms are 
insignifican t to the mode l and should be removed. The value 
of l/Ro coe fficient was further investigated by measuring 
44 
the value of Ro. From Figure 13 for the digital inputs of 
all zero (i.e. K=O), Ro is given by equation (24). 
Ro= (Vref*Rl)/(Vref-Vout)-Rl (24) 
Table 18 shows a set of data for Rl vs. (Vref-Vout) for 
Vref equal to 3.00 v and digital inputs of all zero. The 
calculated value of Rl is also shown in Table 18. 
Table 18. Data for Rl vs. (Vref-Vout) 
and Calculated Value of Ro 
Rl 
(KOhms) 
1 
2 
3 
4 
5 
10 
100 
Vref-Vout 
(mv) 
-00.4 
-00.5 
- 00.6 
- 00 .6 
-00.7 
- 00.7 
- 00 .7 
Ro 
(MOhms) 
7.5 
12.0 
15.0 
21.0 
21.0 
21.0 
21.0 
The value of Ro obtained from Table 18 is 14±7 MOhms. 
Therefore, the insignificance of l/Ro is justified since Ro 
is a very large resistance. 
Table 19 shows the result of an S package calculation on 
regression equation (25) and the corresponding data from 
Tables 14 and 16. 
lout = cO*K + g*k*Im (25) 
Table 19 . S Package Output for the General 
Case Output Model 
co 
g 
Coefficient 
0.01612584 
2 .. 838717 
Standard Error 
0 . 0003639 23 4 
0 . 06035 353 
Residual Standard Error = 0.0005 56983 
Multiple R- Square = 0 . 993971 
45 
t Value 
44.31109 
47.03481 
N = 39 f Value = 1923.475 for two va riables 
The calculated values of ltl the statistic for g, 47.03481, 
and for cO, 44.31109 , are greater tha n 2.576 (i.e. 
T[0.05, (n-k-1)] with n=39, k=2) . Therefore , s t a t isticians 
would say that the Im and cO terms are significant to 
the model and the regression equation (2 5 ) explains 99.39 
percent of the data (i.e. Multiple R-squar e value is 
• 9 9 3 9 ) • Th us , the postulated model in Figure 14 and 
equation (26) explains the output characteristic of the 
AD9768-SD in the general case. 
rout= 2.8387*K*Im + 0.01612(K) 
4.36mA > Im > -2 . 6mA 
(26) 
Equation (26) matches the spec ia l case of the output 
model (i . e. equation (22)) when a digital gain factor of 
one is substituted for K within less tha n one standard devi-
ation of the corresponding coeffic ients. This progression 
from general case to special cas e give s credibility to the 
postulated model. 
Rewriting equation (26 ) by substituting (Vref-Vout)/Rl 
for !ou t yields equation (27). This equation gives the 
val ue of Vout i n the general case. The behavior of 
K(glm+co) 
Rl 
l 
+ + 
~ 
r lout 
Ro Vout Vref 
l l 
Figure 14. Electrical Model for the Output 
Circuit of AD9768-SD General Case 
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equation (27 ) is explored in the next section and eventually 
compared with the specification model. 
Vout = Vref - 2 . 8387*K*Rl*Im - 0.01612 *K*Rl ( 27) 
Linear Range of Operation of the AD9768-SD 
It is desired to find a relationship for the 
significant variables of the multiplying DAC (operating in 
current multiplying mode} such that for a given value of 
Vref, the designer could estimate the value of Rl such that 
equation (27) is valid. 
Table 9 shows that Vout saturates at approximately 
-1.60 v. The derived model establishes the Vout less than 
or equal to Vref. Substituting the maximum positive value 
of Im (i.e. 4.35 mA) and a Vout value of -1.6 v into 
equation (27) yields equation (28). 
Vref + 1.6 > .030 (K) (Rl) (28) 
Therefore, for a given value of Vref greater than 
zero and less than 3.0 v, Rl is limited to the range of 
values that satisfy equation (28). 
Rl < 153 Ohms 
Rl < 53 Ohms 
for Vref = 3.0 v 
for Vref = 0.0 v 
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Specification and Derived Model Comparison 
Let us compare equation (26) and the specification model 
given by equation (3b) which are repeated here. 
lout = 2.8387*K*Im + 0 . 01612*K 
Iout = 4*K*Im 
(26) 
(3b) 
The specification sheet fails to explain the operation of 
the AD9768-SD device because of the following three reasons: 
(1) There is no bias current term, .01612*K, present in 
the specification model . 
(2) The specified coefficient of the Im is "4" but 
measured as "2.8387". 
(3) The first page of specification sheet in Appendix D 
claims that the device provides bipolar operation. 
However, the experimental data modeled by equation 
(26) shows that 
(16.12+12.35)*K > lout> (16.12-7.38)*K mA 
since 
4.35 > Im > -2.6 mA 
Therefore, while Im can be bipolar even though the 
specification sheet restricts Im > 0, we see Iout is 
definitely unipolar in its operational range. 
FINAL SYSTEM DESIGN 
Equation (1) represents the original task of 
multiplyinga bipolar signal , g(t), with a unipolar signal, 
h(nT), to produce a bipolar signal, f (t). Figure 4 depicts 
the original block diagram representing equation (1). 
However, the AD9768-SD did not meet its specification sheet. 
Consequently, implementing equation (1) required using two 
multiplying DAC devices . 
The output current for an AD9768 -SD from the derived 
model is given by 
rout= (0.01612 + 2 . 8387*Im)*K (26) 
In orderto create a bipolar device, one needs to eliminate 
the effect of 0 . 01612*K . Figure 15 illustrates the imple-
mentation of this idea .. Note, that the AD9768-SD designated 
"R" in Figure 15 to be used as the reference device, while 
the AD9768-SD designated "A" to be used as a signal multi-
plying DAC. From the input model for the AD9768-SD device, 
Imr and Ima are given as follows: 
Imr = 0 
Ima = 0 
if Vm = -3.587 v 
if Vm = -3.587 v 
Since the digital inputs, the load resistance, and the ref-
erence potential are identical for both of the multiplying 
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Vn 
Voltage to 
Curre nl Converle 
Vma i Ima 
18 
A 17 
D Vref B 9 
7 14 
6 13 B 
12 R 
s Rl D 
Ioutt Vmr Vout 
Imr i 
18 
A 17 Iou~r 
D Vref B 9 14 Rl 7 13 6 
8 12 R 
s 
D 
B 
Digital Inpuls 
Figure 15. Final Design Block Diagram 
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DACs '; the output c urrent s for the signal multiplying DAC 
and the reference DAC a r e give n by equations (29) and (30) 
respectively . 
Iouta = (0 . 01612 + 2. 838 7*I m)*K 
Ioutr = 0 . 01612 *K 
(29) 
( 30) 
Subtracting the outputs of the two mu ltiplying DACs makes 
Vout a bipolar signal . 
To gain insight into the oper ation of the system shown 
in Figure 15 , each multiplying DAC is replaced by a 
controlled current source . Figure 16 shows this. Equation 
(31) gives the output of the diffe r ential amplifier, Vout. 
vout = (R) { Iouta - Ioutr) (31) 
Appendix. B gives derivation of this equation. Substi-
tuting equation (29) and equation {30 ) for Iouta and Ioutr 
respectively into equation {31 ) yie l ds equation (32). 
Vout = 2 . 8387 *K*R*Im (32) 
Since Im is a bipolar signal , Vout will also be bipolar. 
Vref 
louta 
Vref 
loulr 
Rl 
Rl 
R 
v+ 
v-
R 
Figure 16. Final Design With Multiplying DACs 
Replaced By .Controlled Current Sources 
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Vout 
SUMMARY AND RECOMMENDATIONS 
Three different methods for implementing the gain 
control problem represented by equation (1) have been 
considered . They are a binary multiplier solution, an 
analog multiplier solution , and a multiplying DAC solution. 
The multiplying DAC solution is superior. This is because 
the AD9768-SD device, a multiplying DAC, controls the gain 
with an accuracy better than one half of one percent. The 
multiplying DAC solution also meets the bandwidth require-
ment of 20 MHZ. The binary multiplier solution was complex 
and required many parts. The analog multiplier solution 
did not meet the bandwidth requirement of the problem 
specification (i.e. 20 MHZ) . 
A model for the AD9768-SD was developed using regres-
sion analysis. This model is given by equation (26). 
lout = 2 . 8387*Im*K + 0.01612*K (26) 
Consequently, a system was designed based on the derived 
model. This system is shown in Figure 15. The output of 
two multiplying DACs was subtracted in order to make rout 
a bipolar signal by eliminating the .01612*K term from 
equation (26). Vout is given by equation (33). 
Vout = 2. 8387*K*R ( Ima-Imr) ( 33) 
Figure (17) shows a recommended voltage to current 
converter for the system shown in Figure (15). Equation 
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(34) gives the value of the output current, Im, in terms of 
the input voltage, Vn, and adjustment voltage, Vadj (refer 
to Appendix C for derivation of equation (34)). Note, the 
output current is independent of output voltage. This is of 
particular interest when used in conjunction with a 
multiplying DAC. 
Im = -(R3/R5) [Vn/Rn + Vadj/Radj] 
Where 
(R3/REQ)=(R4+R5)/R2 
REQ=(Rn} (Radj)/(Rn+Radj) 
4.35 mA > Im > -2. 6 mA 
(34) 
(35) 
Figure 18 shows a detailed diagram of a system that may 
implement equation (1). Referring to Figure 6 and the input 
mo el of the multiplying DAC, it was found that when the 
value of Im is less than - 4 mA, the voltage at pins 17 and 
18 jumps to - 5 . 2 v and the output of this device saturates. 
However, in the system shown in Figure 18, the input current 
(Ima) is independent of the value of Vma (i.e. voltage at 
pins 17 and 18). If Vn is kept within range (i.e. 
.714 v > Vn > -.286 v) then the multiplying DAC will never 
saturate . However, if the multiplying DAC saturates, the 
voltage to current converter will cause the multiplying 
DAC to recover without a jump of discontinuity. 
Substituting equation (34) into equation (33) for Ima 
yields Vout in terms of Vin (see equation (36)). 
Vout = 2.8387*K*R( (R3/R5) [Vn/Rn+Vadj/Radj]-Imr) (36) 
Radj 
Rn 
+ + 
R2 
RJ 
lb 
+--
R4 
Va 
R5 
e-Im 
Figure 17. Voltage to Current Converter 
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Rn 
R 
R2 
6 
~· 
9 
7 
8 
B 
s 
D 
R5 
18 
17 
14 
13 
12 
Vinr 
i Ima 
Vma 
Vref 
RJ 
Imr ~ Rinr 
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R 
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.. -· 
Vout 
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The component values of equation (36) must be chosen such 
that when Vn equals zero, then Vout should equal zero. In 
addition , Im should be within its specified range. If the 
desired input (Vn), output (Vout), relationship is: 
Vout = 2*K*Vn 
then the following are typical component values which will 
satisfy the above conditions . 
Rin = 5.2 kOhms 
Radj = 153 kOhms 
Vadj = -5.2 v 
RS = 718 Ohms 
R4 = 4 . 282 kOhms 
R2 = 500 Ohms 
R3 = 50 kOhms 
Imr = (Vn-Vm)/Rnr = - 2 . 36 mA 
Vref = 3.0 v 
Rl = 10 Ohms 
R = 100 Ohms 
For these component values, the output currents for the 
reference and signal multiplying DACs are given as follows: 
Ioutr = 0 . 00942*K 
Iouta = 0 . 01975*K*Vin - 9 .412*K 
Due to the high frequency components of input signal, 
the final circuit should be implemented ona PC board. The 
supersensitivit of the high frequency device to stray 
capacitance motivates this recommendation. Other recommen-
dations are (1) the close loop gain of a HA-2539 device must 
be greater than ten, (2) create a ground plan around the 
HA-2539 devices by connecting the unused pins of this dBvice 
to ground, (3) solder .the by-pass capacitors directly 
to the appropriate HA-2539 pins to by-pass high frequency 
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current flucuations . Coaxa l c ab l e i s recommended for taking 
high frequency measurements be cause the scope probe's 
measurement proved sensitive to probe cable placement above 
10 MHZ . 
APPENDIX A 
PROCEDURE FOR USING THE S SYSTEM 
The S pack.age perfo~ms several different functions. 
One use i this paper is called "regress". This section · 
discusses d ta organization and matrix creation in conjunc-
io ith t e regress function and also illustrates a sample 
ru of S . 
1 . The S package takes t o files of data representing a 
linear function . 
n 
yj = bO + E (b i ) (xij) 
j = ~ 
0 < j < k+l 
0 < i < n+l 
One file i s the ordered string yj for j=l to k. The 
other file is a file of the catonated strings of x 
measuremen ts, r l j for j=l to k followed by x2j and 
so on rough Xn j . 
2 . The S package accepts these fil~s via the routine 
ma rix and creates t he internal data representation 
eeded to perform regression analysis. 
3 . One can evoke C1n S package routine called "regress" 
wh ich operates on the internal files to calculate 
t e coefficient vector Bm for m=l to n and the sta-
tistical quantities f, t, and multiple R-square. 
4 . The statisticC1l quantities provide ci1e following 
inform tion : 
t . ef fectivencss of each t errn in the model 
£ : = st tistic 1 significance of the overall regres-
sion 
Multiple R-Squ r e := adequancy of the model 
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The procedure for the s t eps above i s as follows: 
1 . Use the text editor to cre ate t he Y file and the X 
file . 
2 . Evoke S and use the commands 
Ys - matrix(read (" Y"), 1, k) 
Xs-matrix (read (" X"), n , k) 
to create the internal controlled data files. 
3. While in S , use the command 
regress(Xs , Ys) 
to perform the regression ana l ysis. 
4 . The S package will display the result. 
The following is a sampl e r un of S where the boldface 
characters are typed by the user and the other charac-
ters are system responses . Further , the special charcters % 
and > are typed by the system even though they may appear to 
be boldface . 
% ls Y 
.650, . 571 ,. 352 ,. 180, -. 022 ,-. 129 ,-. 401,-.589,.784,-.970 
.540,.406,- . 197 ,-. 635 ,-. 898 ,-1 .163 
% ls X 
-. 342 ,-. 312, -. 200 ,-. 100 ,. 004 ,.100,.202,.301,.402,.50, 
. 101 ,. 101 ,. 101 ,. 101 ,. 101 ,.101,.101,76,76,76,76,76,76,76, 
76 , 76 , 76,33 . 8 , 40 . 9 , 76 , 103 . 5 ,1 20 .3,136.8,162,76,76,76,76, 
76 
%S 
> Ys-matrix(read("Y"),24,1) 
Read 24 items 
> Xs-matrix(re~d("X"),24,2) 
Read 48 i tems 
> Ys 
Array: 
24 by 1 
[, 1] 
[ 1,] 0.650 
[ 2,] 0.571 
[ 3,] 0.352 
[ 4,] 0.180 
[ 5'] -0. 0 22 
[ 6,] -0.219 
[ 7,) -0.401 
[ 8' ] -0. 5 8 9 
[ 9,] -0.784 
[10,] -0.970 
(11,] 0.540 
(12,] 0.406 
[13,] -0.197 
(14,J -0.635 
(15,] -0.898 
(16,] -1.162 
(17,] -1.505 
(18,] -1.682 
(19,] -1.209 
(20,] -o. 717 
[21,] -0.221 
(22,] 0.280 
[23,] 0.810 
(24,) 1.315 
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> Xs 
Array: 
24 by 2 
1,] 
2'] 
3'] 
4 '] 
5'] 
6,] 
7'] 
8'] 
[ 9' ] 
[ 10 I] 
[ 11,] 
[ 12 I] 
(13 I] 
[ 14, J 
[ 15,) 
(16 I] 
[ 1 7,] 
[ 18,] 
[ 19 I) 
[ 20,] 
[ 21,) 
[ 22,] 
[ 2 3') 
[ 24,] 
[, 1] 
-0.342 
-0.312 
-0.200 
-0.100 
0.004 
0.100 
0.202 
0.301 
0.402 
0.500 
0.101 
0.101 
0.101 
0.101 
0.101 
0.101 
0.100 
0.303 
0.303 
0.303 
0.303 
0.303 
0.303 
0.303 
[, 2] 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
33.8 
40.9 
76.0 
103.5 
120.3 
136.8 
162.0 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
76.0 
> regress(Xs,Ys) 
Intercept 
x2 
x3 
Coef 
1.324198 
-1.500861 
-0.0166956 
Std Err t value 
0.419839 3.158993 
0.5845841 - 2.567401 
0.004747223 - 3.516919 
Residual Standard Error = 0.599754 
Multiple R-Square = 0.4642774 
N = 24 f Value = 9.0997 on 2, 21 df 
> q 
% 
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APPENDIX B 
DERIVATION OF THE EQUATION (31) 
Refer to Figure 16 for the derivation shown below. 
[(V+)-Vref]/Rl + V+/R = Iouta 
[ (V-) -vref) /Rl + [ (V-) -Vout) /R = Ioutr 
(37) 
( 38} 
Substituting V+ = V- in equations (44) and (45) yields 
equation {31). 
Vout = R(Iouta - Ioutr) (31) 
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APPENDIX C 
DERIVATION OF THE EQUATION (34) 
Refer to Figure (17) for the derivation shown below. 
At Vb- node 
{Vn-Vb)/Rn + (Vadj-Vb)/Radj + (Va-Vb)/R3 = 0 
at Vb+ node 
Vb= R2*Vo/(R2+R4} 
at Vo node 
(Vb-Vo)/R4 = - Vo/(R2+R4) 
-Vo/(R2+R4) + (Va-Vo)/RS +Im= 0 
at Va node 
{Vo-Va)/R5 + (Vb-Va}/R3 = 0 
solve for Im vs. (Vn and Vadj) 
REQ = Radj*Rn/(Rn+Radj) 
Vx = (Radj*Vn+Rn*Vadj)/(Rn+Radj) 
at Vb- node 
(Vx-Vb)/REQ + (Va-Vb)/R3 = 0 
find Im vs. {Vx and R's) 
Vx/REQ = Vb(l/REQ+l/R3) - Va/R3 
Vb= (R2/(R2+R4))Vo 
Im= Vo(l/(R2+R4)+1/R5J - Va/RS 
0 = VO/RS + Vb/R3 -Va(l/R5 + l/R3) 
Find Vo/Va, then Im/Va, and Vx/Va so Im = f (Vx) 
Substituting equation (40) into equation (42) yields 
equation (43). 
Vo= [((R3+R5) (R2+R4)]/(R2(R3+RS)+R3R4])Va 
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( 39) 
(40) 
(41) 
( 42) 
(43) 
Substituting equation (40) into equation (39) yields 
equation ( 44) . 
Vx/REQ · ([(REQ+R3)/(REQ*R3)] 
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[(R2(R3+RS)/(R2(R3+R5)+R3R4)]-REQ/R3]Va (44) 
Substituting equation (43) into equation (41) yields 
equation (45). 
Im/Va = 
( [ (RS+R2+R4) (R3+R5)] I [RS (R2+R4) (R2) (R3+RS) +R3R4]-l/R5] (45) 
Use equations (44) and (45) to get Im/Vx. 
Im/Vx = (R3+R4+R5)/(R2*R3+R2*R5-R4*REQ) 
we choose R3/REQ = (R4+R5)/R2 
hence 
Im= [R3/(RS*REQ)]*Vx 
Substituting for REQ and Vx yields equation (34) 
Im = (R3/R5} [Vn/Rn+Vadj/Radj] (34) 
APPENDIX D 
UF CTURI G SPECIFICATION SHEETS 
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r.ANALOG 
WDEVICES 
FEATURES 
5nt s.ttilng Time 
100MHz Update Rate 
20mA Output Current 
ECL-Compatible 
40MfU MultlpJying Mode 
APPUCA TIONS 
Ruter Scan a Vector Graphic Ol1pla y1 
High-Speed Waveform Generation 
Diglt;JJ vco. 
Utt:ra-Faat Digital Attenuators 
GENEllAL DESClUPTION 
The AnaJoi DCTices AD9768SD DIA converter iJ a m.or.olithic 
cumnt-output col'lvutc:r w!Uch can accept 8 bits of ECL-kvcl 
diaital input voltalC1 a.od convert them into analoa sign.a.ls al 
update rares u hJah u IOOMHz. In addition to its use as a 
modard DIA convener ;t an also be utilized u a two-quadrant 
Ulult.iplyiaJ DIA 11 mult.iplyini band "dths as hish a.s '40MHz. 
Ao inhc:rcutly low sJitcb d1"1igo is used, and the complementary 
currcM outpuu arc suitable for drivin1 transmission lines directly. 
Nominal fuU-sale output ia 20mA, which COITCSponds to a l· 
'fOI drop across a SOO load, or ~ 1 volt across 1000 returned to 
+ l volt . The actw.1 output c:urrcnt is dctcnnined by the on-chip 
rcfettncc voltqc l\EP • - 1.26 an.d an external current 
~ttin1 res.is.tor, Rstrr· 
Full-scale output cutTCOt loVT with d.i&itaJ "1" at all inputs is 
cakulated with the equation: 
VaET - VREF 
loUT•'4 x R 
SET 
The .c tin mistor Rsl!T and the output lead resistor should 
both ~ve IC"' un1ptt1Nre coefficients. A comp!. mentary 
lotrr i:: al.so pro\ided . 
The reference vvll.agc so1:rcc i\ a mochfil-d bandg:aµ type and is 
nominall~· - l .U. vohs Thi~ rcfcr~cc supply req.Urcs no c:x1 c. .nal 
rqulat iuu. To n. iucc th1 pos.silJil°t)' of noi=:c gener:.u ... n ancLvr 
inmt.Uity, pin IS (RJ-'.-ERENn~ OUT) c::in he dc-c:111;ld using 
1 high-qu Ju c-enu:ii chip capaciwr. Su ili1.i11 ::m uf thr 111~crn:il 
loop C Tl ti li er I IJy I sin •fc Cl\(':1·:tor CCOON"tcc.J :'1r,m pi11 17 
(COMrb:-.i!;:\'!'l ( . l 10 grvund . The minimum vti:m· for th: · 
c.ip it\lr is ~9CO;'r, altl-llu~h • 'J.C ! 11 F ceramic ·hip .a .. acitor 
ia rci:o 11 ~ .~. 
ln l0fmt1iun f\l rn!ahed by " n• l''9 1:.--icn is l1•1iPY11d 10 be ..:: ~l1 r 11e 
IN'd t1l•• bl • . Ho,,... "'· no ,,...o · ns•l·. '• tv i • ••un . .,d uv A n11lo9 o ... 1c t1 
for in u .. ; n or t or anv 1ntr:11•.,me r,•, .,r p1 ,e n u or 01'" .:. righu o f th"'-
par11 " , , '. ich l"'l:>y 111wlt ''°'" ,.. '. " No 1.c1111" ' ' 9nm 1ed bv 1rnpl•t a · 
tron Of C , \91 \ ~f unO Jr I t. \ ' 1-1Jtot1 . · t r 1>111 • ., , 11gh U ot A oalOll O e 111._ n . 
67 
Ultra High-Speed IC 
D /A Converter 
The incredible speed characteristics of the AD9768SD DIA 
converter make it attractive for a wide: range of high-speed 
applkatioos. T he abiliry of the unit to operate as a rwo-quadrant 
multipl 'ing DIA converter adds another dimension to its usefulness 
and makes the: AD9768SD a truly versatile: device:. 
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AD9768SD DIA SchMT111tic 
THEORY OF OPERATION 
Refer to t.he AD9768SD $Chcautic. 
The tn.ruistors pictured on the bottom of the diagrun, connected 
to pa.ired transistors in lbe middle or the schenutic, arc current 
M>W'C'CI which arc al'"Yl "on". The pa.ired tn.nsistors arc dif-
ferential current switches, designed to st.C'Cf currcnt from the 
current sources to either pin 13 ([c;) or pin 14 (lo). 
Di it.a.I inputs applied to pins 1~8 determine which transistors 
will be opcratin1 1n each pair and establish what current will 
• flow It pi.Ju 13 and 14. 
Tbe traruistor oo the extreme: ld't of the schematic is a base 
td'erence for lbe pa.ired current switches and is used to assure 
the l itches ill be ceotcrcd around an ECL voltage swing. 
The diodct connc:ctcd to the base of this transistor a.re temperature 
compensation dcvi cs Co.r the buc rcfcrcncc circuit. 
There arc three different CWTC:Dt sources in the AD9768 DIA. 
The ciaht transiston shown on the bo11om of the schematic arc 
structured as twO idcntial s;roups of four current sou.recs, ach 
of hich is bin.arily weighted. The MSB group, comprised of 
the four on the ri1ht, is connected to the LSB group through a 
15: 1 current divider made up of cwo son and two 7500 resistor 
networks . The aeometry of the AD9768 guanntccs the binary 
cighins ratios 1mon1 the JOO, 200, 400 and 800 resistors in 
each cmi11cr circuit arc corrttt. 
The resistor va.luCJ which are lhown indicate the ratios among 
the miston, and not their nominal values. 
The third current source is a 1ingle transistor, pictured in the 
lower left portion of the schematic with its collector connected 
'o pin 18 RsET· Its function is to help establish the base voltage 
on the eight current sources; it works in conjun tion with the 
ntemal R f!T resistor selected by the user of the AD9768 and 
the reference amplifier . Current n wing through this transistor 
is re{crrcd to as I"' in the figures tnd test. 
When the AD9768 is operating as a conventional current-output 
0 /A converter, IM dcvelopi a voltage across R i.:r whi ·h is one 
of the inputs to the on-board reference amplifier sh wn in the 
r.r.hematic. The other input to 1 his amplifier is chc on-chip refcrcn c 
vohai;c of - 1.26 volts. 
The output of the reference amplifier adjusts the current· ource 
base reference voltaRe It pin l 7i this, in turn, adiu . 1 the value 
of IM in the singlc · tran~ist r current suur e and c:iu~cs it to 
develop a vohase aero s R~trr which m:iintains pin Ill at the 
- J.26 volts of the on-chip rcfcrcn~ supply. 
To maintain good st.ability in t.he 'inte~l loop rcferen~ amplifier, 
a ceramic chip capacitor with a nominal value of O.OlµF should 
be connected to pin 17 COMPENSATION; minimum recom-
mended value for this cap2dtor is 3900pF. 
The temperature coefficient of the load resistor (RiJ can affect 
the performance of the AD9768 DIA converter, u it can with 
any current-Output converter. The design and use of w AD9768 
and its dependence on an external RsET resistor, however, make 
it sensitive also to the tempco of Rsn· The user is autioncd to 
select RL and RsET resistors wruch JUve low temperature 
coefficients. 
DIGITAL GROUND (pin 11) and ANALOG RETURN (pin 
12) arc normally connected together; this connection should be 
made as dose as possible to the device case to minimize possible 
noise problems. The AD9768 DIA is similar to any other high-
spced, high performance device: optimum use requires careful 
attention to aU design details, includin& the layout of the circuit 
in which the convener is used. 
CONVENTIONAL AD9768 
Refer to Figure l, Conventional AD9768SD. 
Figure 1. Conventional AD9768SD 
The output current of the A09768 appears at pin 14 (I0 ) and 
develops a voltage across the load resistor RL which is based 
on: 
A. IM (the cum~nt flowing through 1he single-transistor 
source di~cusscd abo\'c) 
8 . Value of RL 
IM is a function of the return voltage C"'RR"T), the reference 
voltat;c (V1u:i:), and l!tc value of R54,.; all of th~c arc sclr:t:tcd 
by the user tor his application. The necessary equations for 
calculating pn:cisc values for cu·h :.re part of figure: I. As inJii:atcd, 
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the voltage drop across RL is added to the re turn vol t.age: ; the 
mul11ng vuh:agc is the total V o lJT of lhe convener. 
VOLT AG E M ULTIPLVlNG MODE 
lo add111on to ils use u an ultr:l·high speed current outpu1 D.'A 
converler, the AD9768 n :ilso be used as a rwo·q~drant 
nuluplymg DIA m either a voltage mode or a cur rent mode. 
Rdc: r to Figure 2, Muhiplying AD9768 ( oltage ,\\ode) . 
Figura 2. Multip lying A09768 (Voltage Mode) 
co opcrat in in this mode, the analog ou tput of the AD9768 
is uU1uen cd b ch c: digau l m puts and an exte rn.al muJ t i pl~;na 
volu cc M) applied to pin 16 REF ERE. CE IN, which takes 
the place of the intc:nul rcfc:n:nce used when the D A is operating 
in a con cntionaJ manner. 
The ,raJue of I n •ing through Rs£T ii set by the volta~e of 
RJ:T rnmus the mulupl •mg oltage ( V M) , di\•ided by Rs£Ti the 
amount of thu current u part of the equation hich establishes 
the: analo ou put ( o ) of the AD9768 and is chosen by the 
user for h11 a pl icauon . As ll is when opcraung the D A in a 
• convcn t1ona_I ( shion llET can be any value between 0 volts 
and 3 \'ohs. V , (for purposes o( d1SC'union here) is some 
oci:au e ol e and ca.n c vaned over a ranse wh.i h lS approx-
natdy .I vol! pa.k-to-pcak . 
H the lo d rC"Si tor (R hu a value: of 50 ohm.s, if RsET has a 
alue of ~O ohms , and if RET is OV 1 the cc::ntc::r of the v ... , 
volu c will be - 0.6 ; and it can vary from -0.1 ro - 1. l . 
T yp1 II , the frequcnC)' of these amtions has an upper limi t 
of 2S01tfu when o cr.u ina in tbe volt~ muhipl. ing mode; that 
frequency is the ldB point of the bandwidth of the inte rnal 
ref ere nee ampltfi er . 
M --~UOOIO --·-
..... .. ,4- I 
1 .. 
:r 
f 
.... •, 
FigurtJ 3. lour vs. M ultiplying Vo ltage 
T he combined effect of ari tion in V"' and change in d igital 
input val ues a rc hown in f"igu n: 3, I lIT v . Mu ltipl ·ing Voltage. 
In th is illustration, the o rd inate of the graph is c. pre cd in 
terms of mill iamps of 10 cu rrent 111 p in 14 . V 0 • n of course, 
will be a function of the nlue of R1. hoscn b · the u er . 
he negati ve value of V"' on the horizontal axis i shown start ing 
I approxinutcly - 0 . IV, rathe r 1han OV, bcl·:rn ~c the AD'J76l! 
must h:avc ~umc small \'aluc uf voltage appl k d 111 pcr.u rm ;i 
n' ult ipl ·i ng functiun . fl1r lhc ondi11011 ' huwn m the fi~ure, 
output current start 10 become nunhnc;ir at arl'rox1matd y 
20mA because of the maimum 30mA output drive capabilities 
of the dcvi e . D ifferent values for Rscr and R1• would alter the 
poin t where limi ti ng flrst appears. 
CUllll.ENT MULTIPLYING MODE 
The AD9768 DIA convener can be operated at markedly higher 
multiplying rates whCJl operated in a current·muhiplying mode, 
as contrasted with the volt~e-muhiplying mode. Refer to Figure 
4, Mwtiplyina AD9768SD (Currcnl Mode). 
---- ---. ... 
Figure 4. Mu/tip /r ing AD9768SD (Current Mode) 
In th.is mode, the intcrm..I n:fcrcncc amplifier and its inherent 
f rcquency limitations arc replaced by a cum:nt source comprised 
of U 1 and a.s.soc:ia.tcd circuits . These circuits supply :; imipolar 
cum:nt IM which is onc-founh the fuJl-scale output c · r rent 
(with dicica.I " l " applied to all inputs) and set current flow 
through the load resistor . 
Vm is some voluge chosen by the user lor his ~icular application; 
the value of this voltqc is hued in part on the size o i the load 
resistor and the OmA to - 5rnJ. range .;,( 1M. V 'N nm have frcque.ncy 
components as high as 40MHz. V ADJ and R,.o1 ·prov1dc an 
offset ad justment to compensate for the de component of VrN to 
assure l"' is always a uniSY. :- negative current between OmA 
and - 5mA. The values C'' .ne rcqu;red voltages and resistors 
ca.n be caJculucd usina the equations which arc part of 
Fi~re 4. 
Refer to Fisurc 5, IotJT vs . Multiplying Cu.rrcnt. 
~ .. 1--- -
:r 
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... 
j 
.. .. .. 
,.. .... 
Figure 5. lour vs. Multip lying Current 
As shown, JM can vary over the range of OmA to - 5mA ; a 
value of approximatc:ly -0.3mA may be the practical lower 
limit because of nonlinearities at cx1rcmely small current levels . 
These changes in IM arc combined with variations in digital 
inrut., producing complex changes in the output current (at ~Jin 
14 and in Votrr· The "rounding" of the current curve in :;1e 
~aph is 1hc r1:1uh of ln11T ap~roa~hing the 30mA mar.;:,1um 
dri,·c ~apab i lilie:. of thr. i\09768 <'nd needs to be ti1l: ·.n into 
1ccuum 10 asi.urc opt imum pcrformam.-c in the se!.:ctcJ 
application. 
70 
l}HARRIS 
MAY 1982 
FEATURES 
• VERY HIGH SLEW RATE 
• OPEN LOOP GAi 
• WIDE GAI N-BA NDWIDTH 
• POWER BA ND IDTH 
• LOW OFFSET VOLTAGE 
• INPUT VOLTAGE NOIS E 
• OUTPUT VOLTAGE SWING 
APPLICATIONS 
• PULSE A 0 VID EO AMPLIFIE RS 
• IOEB AND AM PLIFIERS 
600V/µ s 
30kVN 
600M Hz 
9.SMHz 
l mV 
1snv1JH;' 
! lOV 
• HIGH SPE ED SAMPLE-HOLD CIRCUITS 
• RF OSCILLATORS 
PIN OUT 
TOP VIEW 
+ INPUT - INPUT 
N.C. N.C. 
-VsuPPLY N.C. 
N.C. N.C. 
N.C. + VsuPPL '( 
N C. N.C. 
N.C. OUTPUT 
I/ 
Ce>pyrigh t © H ''" Co1ri11 ra t lon 19 8 7 
HA-2539 
Very High Slew Rate 
Wideband 
Operational Amplifiers 
GENERAL DESCRIPTION 
Tha Harris HA-2539 repment1 the ul1im1tt in h~h slew me 
wideband, monoli th ic, operation1I amplifiers . It has been design-
td and conltruct1d with the Harris high frequency BIPDIP 
(Bipolar dielect ric isolat ion proceu). and features dynam ic para-
meters never before avail able from a truly ditf1rtntial device. 
With a 600V I µ s dtw rate and a 600M Hz gain-bendwidth· 
product, the HA-2539 is ideally suited for use in video tnd RF 
amplifier duign1. Full ! tOV output swing coupled with out-
standing A.C. peram1t1rs end compl1menttd by high open IGOp 
gain makes thaw devices useful in high spetd date acquisition 
systtmL 
The HA-2539 is ava ilable in tht 14 pin CEROIP. Tht HA-
2539-2 dtnotts -ssoc 10 + 12soc operation while thL HA-
2539-5 operates over the ooc to + 75oc range. 
SCHEMATIC 
an 
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SPECIF/CATIONS 
ABSOLUTE MAXIMUM RATINGS (Note 11 
Volt•!}• belwHn V+ and V- Ttrm10als 
01fftrtnt11l Input Voltage 
Output Current 
Internal Power Dissipation (Note 21 
Optrat1ng Temperature R1ngt: (HA-253.9-2) 
(HA-2539-Sl 
• StorA91 T1mp1r1turt Range 
35V 
6V 
50mA (Peak) 
870mW (Ctrdip) 
-5SoC< TA<+ 12soc 
ooc< T A<+7SOC 
-650C~-TA~-;15QOC 
ELECTRICAL CHARACTERISTICS VsuPPL y • ~ 15 Volts; RL • 1 K ohms. unleu olherwisuptcified. 
HA-2539-2 HA-2539-5 
.55oc to + 12soc ooc to +75oc 
PARAMETER TEMP MIN TVP MAX MIN TYP MAX 
INPUT CHARACTER ISTICS 
Offs.et Voltage +250C 3 5 3 15 
FULL 10 20 
Avtragt Off12t Voltage Dri ft FULL 20 20 
Bia Current +250C 5 20 5 20 
FULL 25 25 
Offset Current +2soc 1 6 1 6 
FULL 8 8 
Input R1r.ut1nct +2soc 10 10 
Input C1pat1t1nca +25oc 1.0 1.0 
Common Mode Range FULL !10 .i 10 
Input Volt1ge Noist (f • 1 Hz. Ag· om +250C 15 15 
TRANSFER CHARACTERISTICS 
luge Signal Volt-o- G1in (Nott 3) +2SOC 15K 30K 10K lOK 
FULL SK SK 
Common-Mode R11tc11on Ratio (Hott 4) FULL 60 80 
G11n-81ndw1dth-Product (Notes 5 & 6) +2soc 600 600 
OUTPUT CHARACTERISTICS 
Output Voltage Swing (Note 3) FULL ~ 10 .i 10 
Output Current (Nott 3) +2soc 10 10 
Output Rts1suntt +zsoc 30 30 
Full Power Bandwidth (Note 3 & 7) +25oc 8.7 9.5 8.7 9.5 
TRANSIENT RESPONSE (Note 8) 
Ria T1mt +2soc 1 7 
Omshoot +zsoc 15 
-· 
8 
Sltw Ritt +250C 550 600 550 600 
Stnling Time: 
10V Sttp to 0.1% +2SOC 350 350 
POWER REQUIREMENTS 
Supply Current FULL 20 25 20 25 
Power Supply Rtjtction 'Ratio (Note 9) FULL 60 60 
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UNITS 
mV 
mV 
µV/OC 
µA 
µA 
µA 
µA 
Kohm1 
pF 
·v 
nV/jHi 
VIV 
VIV 
dB 
MHz 
v 
mA 
Ohms 
MHz 
ns 
% 
V/µs 
m 
mA 
dB 
2-27 
2-28 
NOTES: 
1. Abwluet maximum m i091 •• limiting values, applied 
individually. beyond which the serviceabili ty of the cir-
cui1 may be impaired. Funct ional operability under 1ny 
of thaw condit ons is not nt«mtily implied. 
2. Otratt II 8.7mW/OC for opel'ltion 1t ambient temptr-
tturts abovt +7SOC. Httt linking required 1t r.mptr-
atures above + 75oc. T JA • 11 SOC/W; T JC ,. JSOC/W. 
Thtrmalloy modtl 6007 hut s:ink ruommtndetl . 
3. RL•11Cn,V0•±10V 
' · VCM • ! lOV 
TEST CIRCUITS 
S. Vo= 90mV. 
6. Av= 10. 
7. Full power bandwidth guerantted baud on slew ratt 
mu.wrtment using FPBW = ~. 
2 71' Vpeak 
8. Refer to Test Circuiu section of data sheet. 
9. VsuPPL v • ±5 voe to± ts voe 
LARGE ANO SMALL SIGNAL RESPONSE 
TEST CIRCUIT• 
HTTl£ 
f'OINT 
INe>-= --»1"!-,...., :, 
1 
~>-<---~noVT 
toon 
1oon 
LARGE SIGNAL RESPONSE SMALL SIGNAL RESPONSE 
V trtlc:&I 5':81e: (V otts:: &omV ID IY J 
Horizontal Scale: (Time: 1Dnl/DIYJ 
Veniul Seate: (Voh:s:: A• 1.0V/Div., B • 2.0V/DIY.) 
Horizol\tal Seal•: ITimt: 20nl/Olv.l 
I 
20ns &omV 10nt 
SETTLING TIME TEST CIRCUIT 
• Load Capecitance should be'"' than 10pF. 
• • It 11 rKommended that fHisto" be ctTbon compc»ition and 
that feedback and summing network ratios be matched. 
••• SETTLE ~INT (Summing Node) ctpKitance should be 1 .. 
than 10pf . For optimum wttl ing t imt tnultt, it it recom-
mended that the teat circuit be con1ttuct1Hf dirKtly onto tht 
device p inL A Tektronix 568 Sampling Oscinoacopewith S-3A 
1oempti1111 h•ed1 is recomrTMnded as a •ttle point monitor. 
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PACKAGE CHIP 
• IN- • 
• IN+ 
. 
~--------.075" 
(1.90) 
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V+ •• 1 OUT. 
.061" 
(1.55) 
v-•.1 
1 All di t uons 1n 1ndln . mill 11 n au sllown 1n partn1htsn. 
2 All d t ni•on' ! 010 I! 0 2!imml un m 01h rwrst Ulown 
Pad Dimensions: .OG4" x .004" 
ORDERING INFORMATION 
SALES OFFICES 
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111 &1 ~l1 N 
CUITl JOO 
l» HLISITlltlT 
MOUNTAIN v 1rw. CA f40U 
141 "*~ 
NOTI~· 
MODEL OPERATING 
HU BER TEMP. RANGE PRODUCT DESCRIPTION 
HAl-2539-8 -s~oc to + 12soc Standard Hi-Rel lnteorat1d Circuit Conforms 
to MIL-ST0-883, Method 5004, Class B, 
100% Screening Procedure. 
HA 1-2539-2 -550C to +1250C ilitJry Temperature Range 
HA 1-2539-5 ooc to +750C Commercial Tempet1ture Range 
HAJ-2539-5 ooc to +750C Commercial Temperature Range 
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